为了您获得更好的浏览体验,请将您的浏览器更新到最新版本!
+86.21.6027.8500
English
March 20-22, 2019
Shanghai New International Expo Centre

Mr. Yichen Zhao


Mr. Yichen Zhao
Founder, Chairman, and GM of Sumacro Technologies

Biography

Mr. Yichen Zhao, is the Founder, Chairman, and GM of Sumacro Technologies. He is granted with the title of Jiangsu Province High-Level Entrepreneurial and Innovative Talent and Jiangsu Province Outstanding Talent. He is also the vice president of Suzhou IC Industry Association, expert in National Integrated Circuit IP Core Standard, Suzhou Model Worker, Jiangsu Province Star Entrepreneur, Jiangsu Province Outstanding Entrepreneur, the Torch Jiangsu Entrepreneurship Mentor of China. He has experience of 35 years in IC design, development, manufacturing and management, more than 20 years of LED-driven IC R&D, manufacturing and market application.

Abstract

Wafer-level Fan-Out (WL-FO) is a key technology, which not only provides a system scaling solution but also complements the chip scaling and helps to sustain the Moore’s Law. The embedded silicon fan-out (eSiFO®) technology, which was developed by Huatian Technology has proprietary intellectual property rights. The eSiFO® technology has combination of accuracy silicon etching, wafer re-construction and high density RDLs. The advantages include small form factor, low cost, simple process, small warpage, high yield and it is a platform technology for multi-die SiP and 3D integration. The eSiFO® technology is regarded a significant achievement on leading edge advanced packaging field. Sumacro Technologies is focus on LED display marketing, providing innovation IC solution with leading technology, high quality and excellent performance. Huatian has been working with Sumacro for SiP using eSiFO® for LED driver and controller ICs. The ICs developed by Sumacro Technologies with high display performance, advanced power reduction technology were applied to HD LED display. With adoption of eSiFO®, multi-chips were successfully integrated in an ultra small silicon die to form a SiP achieving simple SMT, good performance/cost value.